



PRELIMINARY AMENDMENT

Sir:

Applicants respectfully request that prior to examination, the above application be amended as follows:

IN THE CLAIMS

Please add new claims 3-14 as follows:

- 1 3. In a digital system comprising a master device and at least one memory
2 device, a process for transmitting memory requests to the memory device
3 comprising the steps of:
4 transmitting a first word of a packet, comprising the steps of:
5 transmitting start information onto a first bus line, said start information
6 indicating the start of the packet,
7 transmitting a first portion of a lower order memory address bits onto a first
8 group of second bus lines, said lower order memory bits comprising
9 information to perform page mode memory accesses, and
10 transmitting a first portion of op code information onto a second group of the
11 second bus lines; and
12 transmitting a second word of the packet, comprising the steps of:
13 transmitting a second portion of op code information onto the first bus line,
14 transmitting a third portion of op code information onto the second group of
15 the second bus lines, wherein an op code for page mode accesses can be
16 detected from said first, second and third portions of op code information;
17 and
18 transmitting a second portion of the lower order memory address bits onto
19 the first group of the second bus lines;
20 wherein page mode access can be performed after transmission of the second
21 word of the packet.

1 4. In a computer system comprising a master device and at least one
2 memory device, a process for transmitting memory requests to the memory device
3 comprising the steps of:
4 transmitting a first portion of count information onto a group of bus lines in
5 a word of the packet to the memory device;
6 transmitting additional portions of count information onto the group of bus
7 lines in at least one adjacent subsequent word of the packet; and
8 receiving the portions of count information from the group of bus lines by a
9 group of receiver means at the memory device, said group of receiver means located
10 in proximity to each other, the number of bus lines utilized to transmit the count
11 information selected to minimize the number of crossings between spatial regions
12 delineated by each of the receiver means;
13 wherein the length of wiring between each of the group of the receiver means
14 and therefore the length of wiring needed to process the count information received
15 at the group of receiver means is minimized.

1 5. The process for transmitting memory requests as set forth in claim 4,
2 wherein said group of receiver means comprises receiver buffer means, each
3 receiver buffer means coupled to receive information from one of the group of bus
4 lines transmitting portions of count information, the length of wiring being
5 decreased by minimizing the number of wires required to transmit information
6 from one receiver to another receiver buffer means to process the count
7 information.

1 6. The process for transmitting memory requests as set forth in claim 4,
2 wherein a first portion of count information is transmitted in a third word of the

3 packet and the second portion of count information is transmitted in a fourth word
4 of the packet.

1 ⁴ 7. In a computer system comprising a master device and at least one
2 memory device, a bus system for transmitting memory requests to the memory
3 device comprising:
4 a plurality of bus lines for transmission of memory requests;
5 a packet comprising a memory request for transmission across the bus lines,
6 said packet comprising:

7 a first word comprising:

8 start information indicating the start of the packet;

9 a first portion of lower order memory address bits comprising
10 information to perform page mode memory accesses; and

11 a first portion of op code information; and

12 a second word comprising:

13 a second and third portion of op code information, wherein an
14 op code for page mode accesses can be detected from the first, second
15 and third portions of op code information, and

16 a second portion of the lower order memory address bits;

17 wherein page mode access can be performed after transmission of the second
18 word of the packet.

1 ⁵ 8. The bus system as set forth in Claims ⁴ 7 wherein said start information
2 is located at a predetermined location in the first word of the packet, said system
3 further comprising:

4 means for monitoring the predetermined location in each word during
5 transmission of subsequent words of the packet for information other than the start
6 of the packet; and

7 means for detecting a collision if information occurs at the predetermined
8 location in subsequent words of the packet, said information occurring due to the
9 start information of a second packet overlapping the first packet.

1 ⁶~~9.~~ The bus system as forth in claim ⁵~~8~~, wherein said packet further
2 comprises a code identifying the device transmitting the packet, said means for
3 detecting a collision further comprising means for detecting the code to determine
4 where the code is valid, an invalid code resulting from a collision of packets.

1 ⁷~~10.~~ The bus system as set forth in Claim ⁴~~7~~, wherein said packet further
2 comprises count information indicating the number of bytes of memory to be
3 transmitted across the bus lines during the memory transaction requested.

1 ⁸~~11.~~ The bus system as set forth in Claim ⁷~~10~~, wherein said data is
2 transmitted in a multiple byte block format, said system further comprising:
3 means for generating a first mask for the first multiple byte block of the data to
4 be transmitted, said mask indicating the bytes of the multiple byte block which are
5 part of the memory operation requested; and
6 means for generating a second mask for the last multiple byte block, said mask
7 indicating the bytes of the last multiple byte block which are part of the memory
8 operation requested.

1 ⁹~~12.~~ The bus system as set forth in Claim ⁸~~11~~, wherein data is transmitted in
2 4 byte blocks, the first mask is generated from the two least significant bits of the

3 address bits and the second mask is generated from the two least significant bits of
4 the count information.

1 ¹⁰
~~13.~~ The bus system as set forth in Claim ~~11~~, ⁸ further comprising a first and
2 second look up table comprising mask patterns, said masks generated by performing
3 a table lookup respectively using the address bits and the count information.

FI 1 ¹¹
~~14.~~ The bus system as set forth in claim ~~7~~, ⁴ further comprising a summing
2 means for summing the two least significant address bits and internal byte count to
3 produce an overflow value and count information, said overflow information
4 indicating that although the size of the data of the memory request is less than the
5 maximum number of bytes allowed in the memory operation, the granularity of the
6 multiple byte block format transmitted across the bus prohibits the transaction and
7 the request should be separated into two separate memory requests.
